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Abstract—This paper contributes to investigations on the 
threshold-voltage (VTH) hysteresis in SiC power MOSFETs.     
Such effect is of relevance mainly for sub-threshold operation of 
the devices, but needs to be told apart from stress-related VTH-
drift phenomena for technology maturity and reliability 
validation goals. Important differences exist in commercially 
available devices, particularly in relation to their gate technology, 
planar or trench, the latter also showing a marked temperature 
dependence of the hysteretic range. Based on the experimental 
characterization of the interface capacitance and charge, this 
paper puts forward a methodology for determining the types of 
traps affecting the various devices, with the aim of contributing a 
tool to assist driving of technological maturity in future 
generation devices. This paper also shows the potential of 
capacitance hysteresis measurement to the estimation of the 
distribution of interface. 
Keywords- SiC MOSFETs, Trench gate, Planar gate, Threshold 
voltage hysteresis, interface traps. 
 
NOMENCLATURE 
 
𝑽𝑻𝑯 MOSFET’s threshold voltage 
∆𝑽𝑻𝑯𝑯𝒀𝑺𝑻  Subthreshold domain 𝑽𝑻𝑯ℎysteresis 
𝝍 Surface potential 
𝜺𝑺 Dielectric constant of SiC   
𝒕𝑶𝑿 Oxide thickness 
𝑫𝑰𝑻 Density of interface states 
∆𝑬𝑽𝑻𝑯 Energy span of the 𝑫𝑰𝑻 
𝑸𝑺 Total space charge of the channel 
𝑸𝑰𝑻 Interface trapped charge 
𝑸 Net charge of the channel: 𝑸 =	𝑸𝑺 + 𝑸𝑰𝑻 
𝝉𝒆𝒑 Hole emission time constant 
𝝉𝒆𝒏 Electron emission time constant 
𝑪𝑶𝑿 Oxide capacitance 
𝑪𝒊𝒔𝒔 Input capacitance 
∆𝑪𝒊𝒔𝒔 Downward Ciss sweep – Upwards Ciss sweep 
 
I.  INTRODUCTION  
SiC MOSFETs are desired for power applications as they show 
outstanding properties compared to same rating IGBTs. Two 
main structures are used to manufacture vertical power 
MOSFET, planar and trench [1].  The planar structure is easier 
to fabricate, but has the disadvantage of having a higher on-
state resistance compared to the same rating trench one. This is 
due to the channel current flowing perpendicularly to the 
vertical direction and the existence of the inner JFET region. In 
the trench structure, there is no JFET region and the channel 
current flows in the vertical direction, taking a shorter path. 
Both structures are compared in Fig. 1, where the typical 
current path is shown and the net resistance is modeled as a 
series of several components related to the structure parts.  
 
 
 
 
Figure 1. Basic structures of vertical planar and trench N-MOSFETs. Channel 
region has been emphasized and typical current path is shown by the green 
lines. The net resistance is modeled as a series association of the constituting 
part’s resistances. Notice the absence of JFET region resistance for the trench 
MOSFET. Same rating trench devices should have a lower on-state resistance. 
The contributions of each part have been compared for different 
rating on planar devices, showing that for voltage rating above 
600 V the JFET region resistance constitutes a significant 
amount of the total resistance of the MOSFET [2]. For all these 
reasons, the trench type MOSFET is the most desired ones. 
Technology maturity is going forward, and some manufacturers 
are achieving to produce SiC trench MOSFETs. Nevertheless, 
the progress in terms of reliability needs to be put forward 
before attempting to replace Si-IGBTs in the 1-10 kV rating. 
Some of the issues plaguing SiC MOSFET’s market expansion 
are related to threshold voltage instabilities [3]–[6]. Sub-
threshold VTH-hysteresis is a reversible instability that will be 
addressed throughout this paper. 
The effect of VTH-hysteresis in modern SiC power 
MOSFETs has been highlighted and interpreted in [7]. The 
effect mainly interests sub-threshold bias operational 
conditions, although some investigations have shown that even 
above threshold operation can show memory of the preceding 
bias condition, exactly as a result of the hysteresis of VTH [8], 
[9].  However, in the context of reliability investigations, the 
main interest for further investigating such phenomenon is 
primarily related to the development of SiC-bespoke 
technology validation tests, able to distinguish between the drift 
phenomena caused by the electro-thermal stress and the 
seemingly fully reversible hysteretic behavior [10]. 
Recent investigations have targeted a benchmark of 
commercially available devices, based in particular on 
differences in their gate terminal technology [11]. For 
illustration, Fig. 2 shows a summary of results for the measured 
drain current as a function of applied gate-source bias voltage, 
during upwards and downwards sweep of the bias parameter. 
 
 
 
Figure 2. Measure of VTH-hysteresis in a commercial trench SiC MOSFET: wide 
oval contains the upward sweep and the small circle the downward sweep of 
VGS; for increasing values of the starting gate-source voltage, the up and down 
curves drift apart significantly. 
As can be seen, a difference exists in the curves (here, VTH 
refers to a drain current value of 100 nA while the drain 
terminal is constantly biased at 1 V), which becomes more 
pronounced as the value of negative bias is increased. Fig. 3 
reports the measured VTH as a function of starting VGS value for 
four commercial transistors, 2 of planar gate and 2 of trench 
gate type, all in the nominal voltage class of 1.2 kV. 
 
 
  
Figure 3. VTH-hysteresis measured on a number of commercial transistors, 
including 2 planar and 2 trench gate technology MOSFETs, all from different 
manufacturers. Trench devices suffer in a much more pronounced way from 
the hysteretic effect.  
Quantitatively, this issue is more significant for trench devices, 
which, as shown in Fig. 4, also exhibit non-negligible 
dependence on temperature.  
 
  
Figure 4. Experimental data for the temperature dependence of the hysteresis 
effect, mostly significant for one particular trench device type (3 trench). 
 
It is important to ascertain specificities of the technology or 
manufacturing process that can yield such different results in 
the interface states of the two technologies. In a first 
approximation, the amplitude of hysteresis (∆𝑉?@@AB? ) can be 
described as follows [6]: 
 
∆𝑉?@@AB? =
CDE
FGH
= IJDE∆KLEMNGH
OPOQ
     (1) 
where Dit, the density of interface defects, DEVTH, the width of 
energy over which the VGS is swept, and tOX, the gate-oxide 
thickness, are all engineering dependent parameters concurring 
to determine the fraction of energy bandgap over which the 
traps are charged positively. So, a measure of the charge as a 
function of surface potential is considered a potentially 
powerful method for determining both the density and the type 
of trap affecting the interface. 
This paper offers a benchmark of the hysteresis of the static 
input capacitance (Ciss) of 4 commercial 1200 V SiC MOSFETs 
denominated 1, 2, 3 and 4 throughout the document, where 1 
and 2 are planar whereas 3 and 4 are trench. An empirical 
analysis of the interface states density is proposed and the basis 
of a new characterization technique of the MOS interface are 
shown. 
II. METHODOLOGY AND RESULTS 
In the bias conditions transition from accumulation to 
inversion, assuming presence of both donor and acceptor traps, 
the transistor band-diagram can be summarily schematized as 
in Fig. 5.  
 
Downwards 
sweep 
Upwards 
sweep 
a) 
 
 
b) 
 
Figure 5. Representation of the band diagram of a power N-MOSFET in 
accumulation a) and strong inversion b), taking into account the work-
function difference between degenerate poly-Si gate or metal and SiC and 
containing Gaussian distributions of both donor (red, lower part of the gap) 
and acceptor (blue, upper part of the gap) traps in the oxide near the 
interface. Mobile ions and fixed charge are not taken into account.  
In this case, holes are released from the interface and electrons 
are captured. This results in a measurable current since the 
surface potential is affected. Macroscopically, this is related to 
an easily detectable difference of the measured input 
capacitance Ciss vs. VGS bias (Ciss=Cgs+Cgd; source and drain are 
shorted), with the depletion region corresponding to a deviation 
from a constant capacitance value (first decrease and then 
increase). The hysteresis has the effect of also introducing 
differences in the measured capacitance values during the up 
and down-sweeps: representative results for planar SiC 
MOSFETs are reported in Fig. 6.  
 
 
 
Figure 6. Measured input capacitance Ciss  of 4 commercial SiC N-MOSFET 
as a function of bias conditions. Notice that there is a wide discrepancy 
between the capacitance characteristic and that the sweep direction has a 
strong effect.  
This means that the captured charge at the interface and at the 
edge of the oxide is actually modifying the net charge of the 
MOS system, because the voltage sweep is too fast for the 
interface to reach the thermodynamic equilibrium. As a result, 
a measurable hysteresis of the input capacitance appears. In 
order to define the traps responsible for the capacitance shift, it 
is important to notice that in accumulation and inversion the 
MOS system is in equilibrium and that the applied voltage is 
expressed as:  
 
𝑉 = 	𝜓 +	 C
FGH
    (2) 
 
where 𝜓  is the surface potential, 𝑄  is the net charge of the 
channel and 𝐶UV is the maximum capacitance. In case of a fast 
sweep from accumulation to inversion or vice versa, the voltage 
in the nonequilibrium part is affected by the interface states and 
can be accounted as follows: 
 
𝑉 = 	𝜓 +	 CW
FGH
	+	 CDE
FGH
     (3) 
 
where 𝑄X?  is the charge trapped at the interface. Depending on 
the sweep step amplitude and direction, 𝑑𝑉/𝑑𝑡 is expressed as:  
 
\]
\N
= 	 \^
\N
+	
\CW
\N_
FGH
	+	
\CDE
\N_
FGH
   (4) 
 
Which means that if 𝑑𝑉/𝑑𝑡  does not allow to reach the 
equilibrium. Equation (4) will have two different forms 
depending on its sign. Both the semiconductor charge and the 
surface potential do not depend on the time as 𝑑𝑉/𝑑𝑡 is very 
small in normal characterization conditions to yield transient 
behavior of these quantities, whereas dynamics of the charge 
trapped at the interface is related to the emission and capture 
time constants. The difference between the sweep rates from 
accumulation to inversion and from inversion to accumulation 
can be expressed as: 
 
`\]
\N
a
bccd→Xfg
− 	`\]
\N
a
Xfg→bccd
= 	i
\CDE
\N_
FGH
j
bccd→Xfg
−	i
\CDE
\N_
FGH
j
Xfg→bcc
  (5) 
 
Eq. (5) is very interesting, because it can be written as (6) if the 
sweep is done at constant and equal step from for both 
directions: 
 
 ∆𝐶kll
\]
\N
= 	 `\CDE
\N
a
bccd→Xfg
−	`\CDE
\N
a
Xfg→bccd
   (6) 
 
This means that the difference among the capacitance curves is 
provoked by currents resulting from emissions of holes when 
sweeping from accumulation to inversion, 𝑖n,p  and from 
emission of electrons when sweeping from inversion to 
accumulation, 𝑖n,f. 
 
∆𝐶kll
\]
\N
= 	 𝑖n,p	+	𝑖n,f   (7) 
 
The emission time constants for a discrete trap at energy level 
𝐸?  is expressed as 𝜏n,p for holes and 𝜏n,f for electrons. 𝜐 and 𝜎 
are the thermal drift velocity and capture cross section 
respectively. 
 
𝜏np = 	
u
vwxL
𝑒
zE{zL
|E   and  𝜏nf = 	
u
vwx}
𝑒
z}{zE
|E   (8) 
 
These time constants depend on several parameters : 
• the position of the trap energy levels with respect to 
valence/conduction band energy for hole/electron 
traps 
• the effective density of states in the valence band,  
• the effective density of states in the conduction band 
• the capture section  
• and the operating temperature 
 
From literature [12]–[14], it is known that “deep” level traps 
can be expressed as a transient of capacitance. In the special 
case of MOS structures, the relation between the capacitance 
transient and a trap energy level is given as follows: 
 
∆F~
F~
= 	 F~
OWFGH
	 ∙ xE
x
	(𝑒,∙N + 𝑒,∙N)  (9) 
 
For a MOSFET containing a continuum of interface traps 
equation (9) becomes:  
 
∆𝐶𝑖𝑠𝑠(K)
𝐶𝑖𝑠𝑠(K)
= 	 𝐶𝑖𝑠𝑠(K)
OWFGHx
	 ∙ 	∫ 𝐷X?,p ∙ 𝑒,∙N + 𝐷X?,f ∙ 𝑒,∙N𝑑𝐸
K}
KL
    (10) 
 
Being able to measure the capacitance hysteresis for different 
voltage steps and timing can lead to the extraction of the 
interface density of states and their emission time constants.   
 
 
	lim
N→
∆F~(K)
F~(K)
= 	 F(K)
OWFGHx
	 ∙ ∫ 𝐷X?(𝐸)	𝑑𝐸
K}
KL
 (11) 
 
 
This means that 𝐷X?(𝐸) can be found from the derivation of 
equation (11)  
 
𝐷X?(𝐸) =
\i
∆}~(z)W}GH
}~
(z)
j
\K
   (12) 
 
The derivative of Eq. (12) can be numerically obtained. The 
computation of trap levels distribution, which are responsible 
of the subthreshold hysteresis in SiC MOSFETs, relies only on 
the knowledge of the device’s manufacturing parameters, such 
as : 
• Oxide thickness 
• Channel doping 
• Active area 
 
These results are encouraging since measuring ∆𝐶kll  is 
done by means of an impedance analyzer which is a relatively 
low cost tool. For instance, Fig. 7 shows the ∆𝐶kll  obtained 
from the results of Fig. 6. The measurements have been 
performed with a 100 mV step, without any measurement 
delay. The measurement timing does not satisfy Eq. (11), as 
timing parameters are shorter than the emissions times. For that 
reason, along with missing information about device 
parameters the DIT calculation has not been performed. 
 
 
 
Figure 7. Measured input Capacitance Hysteresis expressed as the difference 
between downward sweep and upward sweep. The sign is related to the type 
of traped charge, positive for holes and negative for electrons. All MOSFETs 
have very different densities of interface states, which are related to the 
semiconductor surface preparation and the quality of the oxide.  
 
III. DISCUSSION AND CONCLUSIONS 
 
The interface states responsible for the Ciss hysteresis are 
relatively slow states. This means that the emission time 
constants are long. This claim is supported by the influence of 
the hysteresis on the short circuit behavior of SiC MOSFETs. 
As a matter of fact, even for large swings of the surface 
potential from accumulation to strong inversion the VTH 
hysteresis is not completely erased and slightly enhances the 
drain current at room temperature [9]. For this reason, the 
conditions necessary for Eq. (12) are not met and the 
computation of the DIT is not trivial. The measurement timing 
parameters have to be chosen carefully in order to decorrelate 
the influence of long emission time constants. One way to 
proceed is to measure the Ciss with different delays between 
each acquisition point in order discriminate fast states from 
slow states. Fig. 8 shows the effect of the measurement delay 
on the input capacitance hysteresis of device 1 (planar). As the 
delay increases, the hysteresis value decreases and from one 
peak several peaks emerge. This means that long delays are 
necessary to discriminate traps of energy levels nearby. 
Another interesting fact is that all peaks do not follow the same 
progression as they do not necessarily have the same emission 
time constants. This is especially visible for peaks of opposite 
value since positive values correspond to hole traps and 
negative peaks correspond to electron traps.  
 
 
Figure 8. The effect of the measurement delay on the capacitance hysteresis 
shows that the responsible traps have relatively high emission time constants. 
As the measurement delay is increased the different trap energy levels are 
better discriminated. Hole traps are responsible for positive peaks and 
electron traps for the negative ones. 
Important information can also be retrieved from 
measurements carried out at different temperatures. Since 
increasing the temperature will decrease the emission time 
constants, the input capacitance peaks decrease. This is the 
case in Fig. 9, where the effect of temperature on the C(V) 
hysteresis is explored.  
 
 
 
Figure 9. The effect of temperature on the capacitance hysteresis shows that 
hole traps (positive peaks) have relatively higher emission time constants than 
electron traps (negative peaks). As the temperature  is increased the different 
peaks start to merge. 
As it can be seen, hole traps (positive peaks) have relatively 
higher emission time constants than electron traps (negative 
peaks). This result is in accordance with previous studies of the 
VTH hysteresis where hole traps are held responsible. As the 
temperature  is increased the different peaks start to merge.  
This results show that the input capacitance Ciss hysteresis 
measurements can constitute a powerfull tool for the analysis 
of the interface states of 4H-SiC MOSFETs. They show that 
measurement delay coupled with temperature variation can be 
enough to  determine the interface states and the emission time 
constants for the traps responsible of the VTH Hysteresis. 
Further studies, on devices whith known parameters are 
necessary to validate this methodology and put forward a new 
characterisation technique for the inerface of 4H-SiC 
MOSFETs. 
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